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Continuing advancements in quantum information processing have caused a paradigm shift from
research mainly focused on testing the reality of quantum mechanics to engineering qubit devices
with numbers required for practical quantum computation. One of the major challenges in scal-
ing toward large-scale solid-state systems is the limited input/output (I/O) connectors present in
cryostats operating at sub-kelvin temperatures required to execute quantum logic with high-fidelity.
This interconnect bottleneck is equally present in the device fabrication-measurement cycle, which
requires high-throughput and cryogenic characterization to develop quantum processors. Here we
multiplex quantum transport of two-dimensional electron gases at sub-kelvin temperatures. We use
commercial off-the-shelf CMOS multiplexers to achieve an order of magnitude increase in the num-
ber of wires. Exploiting this technology we advance 300 mm epitaxial wafers manufactured in an
industrial CMOS fab to a record electron mobility of (3.9±0.6)×105 cm2/Vs and percolation density
of (6.9±0.4)×1010 cm−2, representing a key step toward large silicon qubit arrays. We envision that
the demonstration will inspire the development of cryogenic electronics for quantum information
and because of the simplicity of assembly, low-cost, yet versatility, we foresee widespread use of
similar cryo-CMOS circuits for high-throughput quantum measurements and control of quantum
engineered systems.
I. INTRODUCTION
With quantum computing technology advancing at a
fast pace, noisy intermediate-scale quantum (NISQ) tech-
nology with 50-100 qubits are predicted to be realized in
the near future.1,2 Solid-state quantum processors in the
NISQ era and beyond will be realized by mass-fabrication
on wafers including 300 mm technology.3–5 Optimization
and validation approaches for quantum materials and de-
vices are therefore required that can rely on an increas-
ingly fast-feedback cycle. Since quantum technology op-
erates at sub-kelvin temperatures, cryogenic solutions for
fast testing will have to be developed.
The decades of advancement in classical technology
following Moore’s law has been made possible by ap-
proaches dictated by Rent’s rule T = tgp, where the Rent
exponent P relates the total number of control lines T
and proportionality factor t with the number of internal
components g.6,7 This same rule has been predicted to
be required for practical quantum processors,8 but we
also envision that this rule will determine the progress in
fabrication and validation, with the Rent factor crucially
determining how many devices can be tested simultane-
ously.
One pursuit toward scalable testing is to adapt room
temperature wafer-scale probing at cryogenic tempera-
tures. Indeed, a cryogenic wafer prober has recently been
developed to establish a high-volume 300 mm test-line
for quantum devices.9 The measurement temperature in
probe-based systems, however, is limited to a few Kelvin.
Furthermore, integration of magnets required for mate-
rial characterization is challenging to achieve on large-
size probe systems. Alternatively, cryogenic on-chip mul-
tiplexers have been developed in GaAs/AlGaAs10–13 and
Si/SiGe14 heterostructures, operating at a temperature
of 1.6 K and 0.2 K, respectively. With this approach the
number of quantum devices measured in one cooldown
on a single chip is increased without the need to alter
existing cryostat setups. However, the design and im-
plementation of on-chip multiplexers is specific to the
materials and device under test (DUT). Furthermore, an
architecture that works at base temperature of a dilution
refrigerator, high magnetic fields, and is independent of
the number and type of DUT has yet to be developed.
Here we deploy digital CMOS logic at T = 50 mK
to increase the number of wires available at cryogenic
temperature by an order of magnitude while keeping the
overhead number of I/O wires at room temperature fixed
(Fig. 1). Our cryogenic platform is based on low-cost
commercial off-the-shelf multiplexers driven by a nearby
shift-register, is operated under the extreme temperature
and magnetic fields achieved in dilution refrigerators, and
can be readily integrated in any kind of cryostat. We have
specifically designed the cryo-CMOS circuit to act as a
switch and allow for high-throughput quantum transport
measurements. Multiple devices can be screened for rele-
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Figure 1. Setup for accelerated testing and validation of quan-
tum materials and devices using CMOS at sub-kelvin tem-
peratures. Left panel: a number N of dies, each containing a
device under test (DUT) are selected from a wafer and wire
bonded onto a printed circuit board (DUT-PCB; blue circle).
Middle panel: the DUT-PCB is mounted to the cold finger
of a dilution refrigerator (MCK 50-400 by Leiden Cryogen-
ics) connected by flat ribbon cables to a printed circuit board
containing CMOS components (cryo-MUX PCB; blue star).
The DUT-PCB and cryo-MUX PCB are operated at T = 50
mK. Right panel: schematics of the cold finger showing how
the use of cryo-CMOS allows cold-wires multiplication on the
DUT-PCB with a fixed overhead of wires to room temper-
ature. Devices may be selected for single measurements or
time division multiplexing
vant metrics in the same cooldown either individually or
at once by time-division multiplexing (TDM).
The paper is organized as following: we first describe
the cryo-CMOS system design and elaborate on the scal-
ing properties of the architecture. We demonstrate that
using commercial off-the-shelf components no artifacts
are introduced in the multiplexed measurement of cali-
bration resistors while sweeping parameters such as volt-
age bias, magnetic field, and temperature. To prove the
value of this architecture for accelerating the fabrication-
measurement cycle of quantum devices, we focus on an
archetypal measurement in condensed matter physics:
magnetotransport of 2DEGs in the classical and quan-
tum Hall regime. These measurements are used to eval-
uate statistically key metrics of high-mobility Si/SiGe
heterostructures field effect transistors, relevant for spin-
qubits in Si,15,16 currently leading the field of quan-
tum computation with quantum dots.17 We exploit the
cryo-multiplexing platform to advance 300 mm epitax-
ial wafers manufactured in an industrial CMOS fab to
record values of electron mobility and percolation den-
sity at sub-kelvin temperatures, relevant for large silicon
spin-qubit arrays.
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Figure 2. Cryo-multiplexing platform setup. a Electronics
operated at room temperature is controlled by a computer
b using the QCoDeS framework and supplies voltages to the
components located on the cryo-MUX PCB c. The serial-
input parallel-output shift registers receive a string of bits
from the room temperature electronics to control the multi-
plexers. Each bit corresponds to all multiplexers associated
with one device under test, located on the DUT-PCB d. The
multiplexed lines of select devices can be switched either to
the supply and measurement equipment or to ground.
II. RESULTS
A. A cryogenic multiplexer platform
Figure 2 shows schematics of our experimental setup.
At the heart of the architecture is a printed circuit board
(cryo-MUX PCB; Fig. 2c) operating at 50 mK. The
cryo-MUX PCB comprises cascaded serial-input parallel-
output (SIPO) shift registers which provide N outputs
lines, each of them controlling M outputs lines of multi-
plexer components. Few input/output (I/O) wires con-
nect the cryo-MUX PCB to room temperature electronics
(Fig. 2a) with the following purpose: i) provide supply
voltages and digital logic levels to the board components;
ii) connect the multiplexers to current/voltage supplies
and equipment for performing measurements of the de-
vices. Each of them has M (S) multiplexed (shared) ter-
minals and are bonded to a printed circuit board (DUT-
PCB; Fig. 2d). The DUT-PCB, also operating at 50 mK,
is connected to the multiplexers on the cryo-MUX PCB
by flat ribbon I/O cables supporting more than NM +S
wires.
Table I presents an overview of the scaling properties
of the number of lines between the different parts of the
cryogenic architecture in our experimental setup. The
system can be scaled by either adding more devices or
by adding more lines per device, i.e increasing N or M ,
respectively. When devices are added, additional shift
3RT Shift Mutliplexers DUT
electronics registers
RT electronics C1 M+C2 S
Shift registers C1 N
Mutliplexers M+C2 N NM
DUT S NM
Table I. Number of lines between parts of the cryogenic mul-
tiplexer platform. A constant number is indicated with C,
whereas N is the number of DUT and M (S) is the number
of multiplexed (shared) lines per DUT. The first row indi-
cates that the lines between room temperature and cryogenic
temperatures are not dependent on N . On the other hand,
scaling the system will increase the lines between the multi-
plexers and DUT.
registers are required to select these devices. When the
number of lines per device is increased, additional multi-
plexers components and room temperature measurement
equipment are needed. Crucially, this protocol requires a
constant number of lines between room temperature and
cryogenic components, regardless how large N is. This
approach yields an optimal Rent exponent at room tem-
perature pRT=0, however the time necessary to perform
a measurement cycle through all DUT scales linearly with
N .
The whole system is controlled by sending commands
to the electronics through a software environment built
on QCoDeS18 (Fig. 2b), while timing is done using an
internal hardware clock for increased precision. Three
signals generated from custom digital to analog convert-
ers are sent to the SIPO shift registers to perform switch-
ing between DUT. All signals are produced by low-noise
equipment to avoid any coupling of noise and interference
to the multiplexers, since no specific shielding/protection
could have been adopted at sub-kelvin temperatures.
Firstly, a sequence of data bits is sent that defines which
DUT will be selected. Secondly, a clocking signal is sent
while loading each bit. Thirdly, a strobe signal is sup-
plied, indicating when the shift register is fully loaded
and the outputs can be sent to the multiplexers.
To achieve switching between lines, each line in the
DUT is connected to a multiplexer consisting of a
CMOS analog integrated circuit configured as a single-
pole/double-throw switch. The input terminal of the
switch is connected to the DUT, while the output termi-
nals are connected to room temperature equipment and
ground. All switches associated with a DUT are con-
trolled through logic inputs connected to the same shift
register output. All possible 2N combinations of DUT
can be selected since the multiplexers are driven by the
parallel output of the shift register.
In all the experiments presented here, the cryo-MUX
PCB comprises two cascaded shift registers with eight
parallel output each (Texas Instruments 74HC4094; spec-
ifications in Ref.19), allowing, in principle to measure up
to N=16 DUT. Each of the N parallel outputs of the
shift registers control M=6 multiplexed lines, separated
over two three single-pole/double-throw switches compo-
nents (Maxim MAX4619; specifications in Ref.20. These
components show an on-resistance of 7 Ω and an off-
resistance ≥ 2 GΩ at cryogenic temperatures, limited by
the measurement setup. The shift registers and multi-
plexer components are powered with positive and neg-
ative supply voltages of 1.1 V and -3.9 V, respectively.
The same values define the digital logic levels. In total,
the 16 available channels and 6 multiplexed lines result
in 96 wires available at the base temperature of the di-
lution refrigerator. Up to 13 devices are bonded on the
the DUT-PCB, less than N=16 due to the specific die-
size chosen for the DUT and the limited sample space.
A complete circuit diagram of the cryo-MUX PCB and
DUT-PCB is provided in the Supplementary Informa-
tion.
We are able to discriminate whether correct switching
has occurred by monitoring the resistance of N control
resistors, each connected to one of the M = 6 multi-
plexed lines. The switching success rate, i.e. the ability
to successfully select a desired DUT for measurement,
is determined by sending commands to switch between
random control resistors and after many switches (up to
105) by comparing the measured resistance to the ex-
pected resistance. The switch is considered successful
when these values match. We obtain a switching success
rate of 100% at 250 mK, with a clock frequency of 4.4
MHz and a strobe frequency of ≈ 8 KHz.
While switching, the transistors in the multiplexers
dissipate heat as a function of switching frequency f ,
which is set to 8 Hz in the experiments reported be-
low. We estimate the dissipation caused by switching
one component at 8 Hz to be ≈1.5 nW, well below the
400 µW cooling power of our dilution refrigerator at 100
mK. This dissipation of the multiplexer is extrapolated
from the linearly increasing dissipation with frequency of
0.19 nW/Hz measured up to f ≥100 kHz at cryogenic
temperatures.
B. Time-division multiplexing of known resistors
upon bias, magnetic field, and temperature sweeps
Thirteen metal thin film resistors (N=13) are bonded
to the DUT-PCB in a four-probe configuration (Fig. 3a)
to validate multiplexed electrical transport under differ-
ent control sequences and conditions of external parame-
ters, such as source-drain voltage applied to the resistors
(VSD), magnetic field (B), and temperature (T ). The
four-probe setup eliminates the series resistance origi-
nating from fridge wiring and electrical contacts and
is a testbed for quantum devices characterization. At
room temperature the resistance of the chosen compo-
nents ranges from 100 Ω to 8.2 kΩ and is expected to
be temperature independent, minimizing device unpre-
dictability.
We investigate two measurements protocols. Firstly,
the cryo-MUX PCB may act as a simple DUT-selector
by keeping a single device connected to the measurement
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Figure 3. a Four-probe setup for multiplexed measurements
of known resistors. b Dc voltage-current characteristics of
thirteen resistors measured individually (dots) or all at once
(lines) by time division multiplexing. Different colors corre-
spond to different resistors. c-e Multiplexed resistance mea-
surements while sweeping source-drain voltage (VSD), mag-
netic field (B), and temperature (T ). On the vertical axis,
the AC resistance R = dVxx/dISD is normalized to the resis-
tance value R0 measured at zero dc source-drain voltage, zero
magnetic field, and T = 50 mK. For clarity, curves are offset
by an amount 0.25j, with j being an integer from 0 (bottom
curve) to 12 (top curve).
equipment whilst sweeping the relevant parameter. This
allows for a traditional single device measurement, with
N devices eventually measured one after the other. Al-
ternatively, TDM is achieved by sequentially selecting for
measurement all resistors at each point in the parame-
ter sweep, allowing all N measurements to be completed
within a single parameter sweep. In addition to benefit-
ing from measurement speedup, this protocol allows for
an easy comparison between devices since differences in
time-dependent factors are minimized.
In Fig. 3b we compare the dc voltage-current charac-
teristics of the resistors obtained by sweeping the source-
drain voltage VSD following the two methodologies (se-
quential sweeps vs TDM). For all resistors the curves
obtained with the two methodologies are matching, with
fitted resistance values differing only by 0.7%. Having es-
tablished the validity of the TDM methodology, we fur-
ther test its applicability to VSD, B, or T sweeps, to
emulate typical quantum transport measurements. For
these measurements we use four-terminal low-frequency
lock-in techniques by applying constant AC source-drain
voltages of 100 µV. As seen in Fig. 3c-e, the resistance
values remain constant for all N devices while sweeping
VSD, B, or T . Overall, this characterisation indicates
that TDM does not introduce non-linearity in the four
terminal measurements and that the whole architecture
works properly under high magnetic fields and different
temperature conditions.
C. Multiplexed quantum transport of industrial
Si/SiGe field effect transistors
We now harness the power of the multiplexing plat-
form to measure quantum transport of buried-channel
semiconductor heterostructures, an archetype material
platform for the fabrication of gated semiconductor quan-
tum devices. In Si/SiGe heterostructures a type II band
alignment promotes electron confinement at the interface
between a strained Si quantum well and a SiGe barrier.21
Si/SiGe heterostructures fabricated in academic environ-
ments have proven a successful material platform for
obtaining long-lived high-fidelity electron spin-qubits in
silicon.22 Furthermore, the advanced level of quantum
control in these qubits allows to run quantum algorithms
on two qubit processors.15,16
By investigating quantum transport in Hall-bar shaped
heterostructures field effect transistors,23–25 key material
metrics such as maximum mobility and percolation den-
sity are extracted. Electron mobility is a straightforward
figure of merit to asses the overall quality of the 2DEG
in the high density regime, where screening of impurity
scattering is relevant.26,27 On the other hand, the perco-
lation density indicates the minimum density necessary
to establish a metallic conduction channel and is a gauge
for disorder at low density, where quantum devices oper-
ate.
In this work we take advantage of the cryo-multiplexer
platform to advance strained Si/SiGe heterostructures
deposited on 300 mm Si substrates in an industrial man-
ufacturing CMOS fab.4 The heterostructure comprises a
Si0.7Ge0.3 strained relaxed buffer obtained by step grad-
ing of the germanium content, a 10-nm-thick strainded
Si quantum well, a 30-nm-thick Si0.7Ge0.3 barrier and a
1-nm-thick Si cap. Heterostructure-FETs are fabricated
in an academic clean room on 100 mm wafers laser-cut
from the original 300 mm industrial wafer. In short, the
fabrication process for H-FETs involves: mesa-trench for
device isolation; P ion implantation and anneal at T =
750 ◦C for contacting the 2DEG; atomic layer deposi-
tion of a 30-nm-thick Al2O3 dielectric layer to isolate the
2DEG from the Hall-bar shaped metallic top-gate; met-
allization for gate, ohmic contacts, and bonding pads.
Ten dies (N=10) are randomly selected from different
locations of the 100 mm wafer (Fig. 4a), bonded onto the
DUT-PCB, and cooled down to 50 mK for measurements.
Fig. 4b and c show a cross-section of the H-FETs and a
schematic of the multiple connecting lines, respectively.
Each device has 8 terminals. Five ohmic contacts (O2-
O6) are multiplexed, whereas the source contact (O1)
and the gate contacts (G1, G2) are shared by all N de-
vices (M=5, S=3). Using these connections we perform
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Figure 4. Multiplexed quantum transport in the classical Hall
regime at T = 50 mK. a Dicing scheme of the wafer. Each
die and associated measurements throughout the figure have
assigned a unique color. b Cross-section schematic of the
DUT, a Si/SiGe heterostructure field effect transistor and c
contact schematics. d Conductivity σxx (upper panel) and
density n (lower panel) as a function of gate voltage Vg. e
Mobility µ (upper panel) and conductivity σxx (lower panel)
as a function of density n. Statistical analysis of data-sets in d
and e yield box plots of f threshold voltage V0, g capacitance
C, h maximum mobility µmax, and i percolation density np
with mean and standard deviation (black crosses). To draw
a meaningful comparison between variations in f -i the range
of each vertical axis is chosen to equal the mean value of
the plotted variable. All measurements are taken in a single
cooldown.
magnetotransport measurements on all DUT by standard
low frequency lock-in techniques.
We apply a source-drain bias of 0.1 mV and measure
ISD, the longitudinal voltage Vxx, and the transverse Hall
voltage Vxy as a function of gate voltage VG and B. The
longitudinal resistivity ρxx and transverse Hall resistiv-
ity ρxy are then calculated. The longitudinal (σxx) and
transverse (σxy) conductivity are obtained via tensor in-
version. The Hall electron density n is obtained from the
linear dependence ρxy = B/en at low magnetic fields.
The carrier mobility µ is extracted from the relationship
σxx = neµ, where e is the electron charge.
Figure 4d shows the conductivity and the electron den-
sity of the devices measured by time division multiplex-
ing as a function of gate voltage (upper and lower panel,
respectively).28 Above a threshold voltage V0, electrons
accumulate in the quantum well, current flows in the
transistor channel and σxx increases monotonically with
V0. Correspondingly, in all devices, the electron den-
sity increases linearly as VG sweeps more positive, con-
sistent with a parallel-plate capacitor model where dielec-
tric between the 2DEG and metallic top-gate comprises
the Si0.7Ge0.3 barrier and the Al2O3 layer.
Figure 4e shows the density-dependent mobility and
conductivity (upper and lower panel respectively). Ex-
cluding the purple and red curves, all the other devices
follow a similar trend. The mobility increases steeply
at small densities (n ≤ 1.4×1011cm−2), before slowing
down and eventually saturating at higher densities (n ≥
2×1011cm−2). This behaviour is indicative of a high
quality Si/SiGe 2DEG. The mobility is limited at low
density by scattering from remote charged impurities,
likely at the oxide interface, whereas at higher density
saturation is given by short-range scattering from impu-
rities within or nearby the quantum well. Remarkably,
four devices (black, green, yellow, brown) stand out for
exhibiting overlapping mobility density curves over the
entire density range, indicating a uniform disorder land-
scape across the wafer.29 This is beneficial for future de-
velopment of large Si qubit arrays with shared control
lines.30
By analyzing the data sets in Fig. 4d,e we perform sta-
tistical analysis of key metrics of the 2DEG. Threshold
voltage, capacitance (C), maximum mobility (µmax), and
percolation density (np)are reported as box plots in Fig.
4f-i. The threshold voltage V0 (Fig. 4f) is extrapolated
from the linear density-gate voltage dependence to zero
density, whereas the capacitance (Fig. 4g) is given by
the relationship C = dndVg e. We observe small variations
in both V0 (2.75%) and C (1.34%) indicating that the
dielectric stack comprising a 30-nm-thick Si0.7Ge0.3 bar-
rier and the Al2O3 layer are uniform across the wafer.
A record high µmax (Fig. 4h) of 4.2×105 cm2/VS is
achieved for these industrially manufactured Si 2DEGs,
with an average value of (3.9± 0.6)×105 cm2/Vs, cor-
responding to a standard deviation below 20%. As ex-
pected from the density-dependent mobility curves, the
box plot of µmax reveals the outliers (purple and red),
with values outside of the standard deviation. The per-
colation density np (Fig. 4i) is obtained by fitting the
density-dependent conductivity to a 2D percolation tran-
sition model σxx ∼ (n− np)1.31.27 We obtain an average
np of (6.9±0.4)×1010 cm−2, corresponding to a standard
deviation below 6%. The percolation density has a mini-
mum value of 6.4×1010 cm−2, on par with the best values
reported in the literature.24,31 Overall these results ad-
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Figure 5. Multiplexed quantum transport in the classical Hall
regime at T = 50 mK. a Resistivity ρxx and Hall resistivity
ρxy of a Si/SiGe heterostructure field effect transistor at T
50 mK measured individually (red curves) or by multiplex-
ing (black curves) through all other devices. b Multiplexed
resistivity ρxx and c Hall conductivity σxy as a function of
filling factor ν for eight devices. Color coding as described in
Fig. 4a. d Box plot of the percentage difference between Hall
density n and density nSdH , with average and standard devi-
ation (cross), extracted by analysis of the Shubnikov de-Haas
oscillation periodicity.
vance 300 mm epitaxial wafer technology and support
the use of wafer-scale Si/SiGe as a promising material
platform to manufacture industrial spin qubits.
We now examine magnetotransport at high magnetic
field, where quantum effects are dominant. Figure 5a
shows ρxx and ρxy of the black device measured ei-
ther in multiplexed or non-multiplexed conditions. The
overlap between the two curves is excellent, confirm-
ing the robustness of the setup against magnetic field
sweeps. Clear Shubnikov–de Haas oscillations with zero-
resistivity minima are observed in the longitudinal resis-
tance ρxx as a function of the magnetic field B. Corre-
spondingly, flat quantum Hall effect plateaus are visible
in ρxy. The oscillations structure is typical of a Si/SiGe
structure. The first oscillations at low fields correspond
to integer filling factors ν = 4k due to the spin and val-
ley degeneracy. At higher fields, opening of the Zeeman
gap and increased valley splitting leads to lifting of spin
and valley degeneracy and observation of the associated
even (ν = 4k-2) and odd (ν = 2k-1) filling factors. The
QHE plateaus values are quantized as expected at values
of h/e2v, where h is Planck’s constant and e the elemen-
tary charge.
Figure 5b shows the multiplexed ρxx measurements for
all devices excluding the purple and red device.32 The
measurement are taken at a fixed VG, corresponding to
n ∼4.3×1011 cm−2. For clarity, the curves are plotted
against filling factor ν. All devices show clearly the spin
and valley split levels, however differences in the values
of ρxx are seen, possibly due to the different Landau level
broadening and/or different energy splittings across de-
vices. Similar considerations apply to the minor differ-
ence observed in quantum Hall measurements reported
in Fig. 5c. As a final statistical analysis, we show in
Fig. 5d a box plot of the percentage difference between
Hall density and Shubnikov -de Haas density nSdH , ob-
tained by the periodicity of the oscillations as a function
of 1/B. The discrepancy is less than 3%, indicating that
population of only one high-mobility subband is achieved
uniformly across the wafer.
III. DISCUSSION
In conclusion, we investigate a cryo-CMOS architec-
ture that uses low-cost discrete components at 50 mK
to increase the number of wires available at cryogenic
temperature by an order of magnitude. This is obtained
while keeping the overhead number of I/O wires at room
temperature fixed. As a proof of principle, we develop
and operate a cryo-MUX PCB with 16 selectable chan-
nels and 6 multiplexed lines, resulting in 96 wires avail-
able at the base temperature of the dilution refrigerator.
This solution, implemented in a dilution refrigerator in-
sert with a small sample space, can be further expanded
and readily applied to virtually any cryostat.
We show control experiments where time-division mul-
tiplexed measurements of known resistors are performed
to demonstrate robustness of the setup with respect to
applied voltages, magnetic field, and temperature sweeps.
We harness the power of the multiplexing architecture
to measure quantum transport of numerous Si/SiGe H-
FETs in one cooldown, advancing 300 mm Si/SiGe wafers
fabricated in an industrial CMOS fab to record values of
maximum mobility and percolation density. Further im-
provements of these two metrics are expected by process-
ing the entire gate stack in the high volume manufactur-
ing environment, due to the better semiconductor/oxide
interface attainable with an advanced process control.
Multiplexed measurements of Shubnikov de-Haas oscilla-
tions and quantum Hall effect are performed successfully.
These capabilities provide scope for future high-volume
measurements of valley splitting in Si 2DEGs based on
7thermal activation measurements in the QHE regime.
We show a path forward for high-throughput quantum
transport at cryogenic temperatures which will help to
accelerate the fabrication-measurement cycle of quantum
devices in industrial settings. Furthermore, we consider
our setup as a blueprint for more complicated electrical
architectures, such as 2D-arrays for spin-qubits,30,33,34
since a 100% switching fidelity is achieved and the mul-
tiplexers support switching in the the MHz regime. We
envisage that investigations of different components with
smaller footprints, circuits, and architectures at cryo-
genic temperatures, including custom fully-integrated
CMOS solutions, will help to satisfy the ever growing
need for scalable wiring solutions to control large quan-
tum systems.
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